

Hardware design for cryptographers: Dreams and Reality



KU LEUVEN

Ingrid Verbauwhede

Ingrid.verbauwhede-at-esat.kuleuven.be

KU Leuven, COSIC

Acknowledgements:
Current and past PhD students



KU Leuven - COSIC

Croatia Summerschool - 1

June, 2017

Outline

- Hardware design for cryptographers and information security in general
- Past: focus on efficiency
- Present: focus on efficiency and security (i.e. resistance to side-channel and fault attacks)
- Future: hardware entangled cryptography
 - Physically Unclonable Functions
 - Random number generators

KU Leuven - COSIC

Croatia Summerschool - 2

June, 2017

Cyber physical systems

“Networked embedded systems interacting with the environment”





Jan Rabaey,
“From batch
to interactive
to immersion”

KU Leuven - COSIC

Croatia Summerschool - 3

June, 2017

Example from E-Health: mobile, networked, interacting with environment



IMEC: NERF - brain stimulant




Sources: J. Rabaey, National Institutes of Health, Neurology journal]

KU Leuven - COSIC

Croatia Summerschool - 4

June, 2017

Past: attacker model for computing nodes



Old attack model (simplified view):


- Attack on channel between communicating parties
- Encryption and cryptographic operations in **black** boxes
- Protection by strong mathematic algorithms and protocols

Focus on EFFICIENCY

Past: design for efficiency – e.g. DES

Efficiency

- Data Encryption Standard
- Programmable co-processor
- Enc/Dec
- 3DES
- PRNG
- MAC generation
- Modes of operation



[EuroASIC 1991]

Next: Power and energy constraint added!

- Power is limited:
 - RFID tags
 - Cooling!!
 - Implanted devices only temperature $\Delta < 1^\circ\text{C}$
- Energy Battery is limited
 - Pace maker battery is not rechargeable
 - One AAA battery is 1300 ... 5000 Joule
- **How much crypto in one (micro) Joule ?**




KU Leuven - COSIC

Croatia Summerschool - 7

June, 2017

Past: efficiency & power - Rijndael

- Rijndael AES evaluation
- Enc + Dec
- 0.18 μm CMOS
- Standard cells
- 2.3 Gbits/sec
- **Only** 56 mW
- **Or 11 Gbits/Joule**



[JSSC 2003]

KU Leuven - COSIC

Croatia Summerschool - 8


June, 2017

Past: Throughput – Energy numbers			
AES 128bit key 128bit data	Throughput	Power	Figure of Merit (Gb/s/W = Gb/J)
180 nm CMOS	3.84 Gbits/sec	350 mW	11 (1/1)
FPGA [1]	1.32 Gbit/sec	490 mW	2.7 (1/4)
Intel ISA for AES	32 Gbit/sec	95 W	0.34 (1/33)
ASM StrongARM [2]	31 Mbit/sec	240 mW	0.13 (1/85)
Asm Pentium III [3]	648 Mbits/sec	41.4 W	0.015 (1/800)
C Emb. Sparc [4]	133 Kbits/sec	120 mW	0.0011 (1/10.000)
Java [5] Emb. Sparc	450 bits/sec	120 mW	0.0000037 (1/3.000.000)

[1] Amphion CS5230 on Virtex2 + Xilinx Virtex2 Power Estimator
 [2] Dag Arne Osvik: 544 cycles AES – ECB on StrongArm SA-1110
 [3] Helger Lipmaa PIII assembly handcoded + Intel Pentium III (1.13 GHz) Datasheet
 [4] gcc, 1 mW/MHz @ 120 Mhz Sparc – assumes 0.25 u CMOS
 [5] Java on KVM (Sun J2ME, non-JIT) on 1 mW/MHz @ 120 MHz Sparc – assumes 0.25 u CMOS

KU Leuven - COSIC Croatia Summerschool - 9 June, 2017

Current: attacker model for embedded system



Modified Attack Model (also simplified view):

- Attack channel *and* endpoints
- Encryption and cryptographic operations in **gray** boxes
- Protection by strong mathematic algorithms and protocols
- Protection by secure implementation


Need secure *implementations* not only algorithms

KU Leuven - COSIC Croatia Summerschool - 10 June, 2017

Past: AES *with* DPA countermeasures

- AES, 2nd generation
- Regular & secure circuit style (**WDDL**) based implementation
- Standard cells
- 1 Gbit/sec
@ 50MHz
- to 3.8 Gbits/sec
@ 330MHz
- 50mW unprot
- to 200mW prot

[CHES2005]





KU Leuven - COSIC

Croatia Summerschool - 11

June, 2017

Design for efficiency AND security

**SEMA attack: Simple Electromagnetic Attack on Elliptic Curve
Public Key implementation.**



[E. Demulder EUROCON 2005]


KU Leuven - COSIC

Croatia Summerschool - 12

June, 2017

Low Power, Low Energy Public Key Crypto

- Goal: public key engine
- Suitable for SWARM, RFID, sensor nodes, IoT, medical devices
- Low Power: cooling - temperature $\Delta < 1^\circ\text{C}$
- Low energy: battery life – 10+ years
- With suitable set of countermeasures




KU Leuven - COSIC

Croatia Summerschool - 13


June, 2017

Result

- ECC 163-bit co-processor
 - ECC point multiplications (163 by 4)
 - scalar modular operations (8-bit processor with redundancy)
- 14K gates
- 79K cycles or 158 msec @500 KHz
- **< 5 mJoule** per point multiplication!



[DAC2011]




KU Leuven - COSIC

Croatia Summerschool

MAU

Future: security for immersed system: model?



New Model (also simplified view):

- Attack on the “System”
- Firewalls? there is NO “inside” versus “outside”
- Encryption, trust, security “immersed”
- Devices cooperate to build up trust, multiparty
- All old requirements still stand

KU Leuven - COSIC

Croatia Summerschool - 15

June, 2017

Hardware roots of trust

- Moore’s law benefits the attacker ...
- Secure computation: ala Intel SGX, Cosic/Distrinet Sancus,
- Secure storage: Physically Unclonable Functions
- Random number generation
- Post-quantum secure implementations
- ...

KU Leuven - COSIC

Croatia Summerschool - 16

June, 2017

PUFs: Dreams and Reality




Ingrid Verbauwhede
Ingrid.verbauwhede-at-esat.kuleuven.be
KU Leuven, COSIC

Acknowledgements:
current: **Jeroen Delvaux,**
Kent Chuang
past: Roel Maes,
Anthony Van Herrewege

PUF research funded by:







KU Leuven - COSICCroatia Summerschool - 17June, 2017

Outline

- Ideal PUF
- Reality of PUF

- PUF for authentication
- PUF for key generation
- Is there still research to be done on PUFs?

KU Leuven - COSICCroatia Summerschool - 18June, 2017


Silicon PUFs – Motivation

A cost-efficient replacement technology for secure non-volatile memory (NVM)

- EEPROM/Flash
- Fuses
- Battery-backed SRAM

Embedded context:

- Physical attacks
- Compatible regular CMOS technology





KU Leuven - COSIC

Croatia Summerschool - 19

June, 2017

Silicon PUFs - Variability

- Silicon Biometrics
- Variability in transistors and interconnect
- In general undesired, except for PUFs
- Random dopant fluctuation
- Line edge/width roughness
- Crucial design challenge with CMOS down scaling (Moore's law)
 - Pelgrom's law: $\sigma^2 \sim 1/WL$ (Marcel Pelgrom, Dutch engineer)



KU Leuven - COSIC

Croatia Summerschool - 20

June, 2017

The ideal PUF?

128b → → 128b

0A13 AF01 A758 3C58
5245 EF32 154B 4467

IC 1

1CA7 3402 F640 B545
3F5A 5B76 5889 3425

1BA7 3402 F642 B545
3F5A 5BA6 5889 3435

Chip-dependent binary function with noisy output

Evaluation 1

≈ 1-15% noise

Evaluation 2

128b → → 128b

0A13 AF01 A758 3C58
5245 EF32 154B 4467

IC 2

34D2 1CF0 3492 1F52
A078 265D 1C03 2604

34D0 1CE0 3492 1F72
A078 665D 1C03 260A

Evaluation 1

Evaluation 2 ≈ 1-15% noise

IDEAL PUF is without noise

KU Leuven - COSIC
Croatia Summerschool - 21
June, 2017

PUF (F = Function)

- Dream 1: IDEAL PUFs don't exist...
- Two design methodologies for PUF circuits


Weak PUF

Strong PUF

KU Leuven - COSIC
Croatia Summerschool - 22
June, 2017

Weak PUF

- An array of identically designed circuit elements
 - Each producing 1 (or a few) response bit(s)
 - **High-quality** response bits, i.e., high entropy
 - **Limited number** of bits, e.g., a few 1000s
 - (Weak because of limited response size)
 - E.g., SRAM PUF, soft-breakdown PUF
-
- Typical application: key generation
- E.g. 128-bit AES



KU Leuven - COSIC


Croatia Summerschool - 23

June, 2017

Strong PUF

- Finite number of physical building blocks combined with mathematical operations
- E.g., sum of delays, currents, voltages etc.
- Can produce **a gazillion** of response bits (2^{128}) → Strong
- **Low-quality** bits: highly correlated, low-entropy

- E.g., arbiter PUF
- Typical application:
IC authentication



KU Leuven - COSIC


Croatia Summerschool - 24

June, 2017

PUF (U = Unclonable)

PUF properties: Unique, Reliable, Unclonable


- It is not feasible to make an exact analog physical clone (a technological constraint)
- But MATHEMATICAL clone
- The main problem is the digital clone:
 - Same black-box challenge – response behavior
 - Internals are different, but does not matter



[3D picture TOR]

Digital Clone of a Weak PUF


- Corresponds with a simple array read-out
- Applications should not reveal the PUF state
- Typically the case for PUF-based key generation
- Obtaining the PUF response = obtaining the key



0	1	1	0
1	0	0	0
0	1	0	1

Digital Clone of a Strong PUF

- A full CRP read-out might not be feasible
- A gazillion of bits (2^{128}), computationally infeasible
- However, the bits are highly correlated
- Model building, using a small CRP training set
- Machine Learning: Artificial Neural Networks, Evolution Strategies, etc.




KU Leuven - COSIC

Croatia Summerschool - 27

June, 2017

Arbiter PUFs: XOR Variant

- Arbiter PUF: original MIT work
- UNIQUE project result




KU Leuven - COSIC

Croatia Summerschool - 28

June, 2017

Arbiter PUF – XOR Variant

- XOR the response of multiple chains
- More resistant against machine learning
 - # CRPs in training set $\uparrow$
 - Training time $\uparrow$
- Unfortunately, noise amplification as well
- Latest results: Becker et al. at CHES 2015



ML Method	CRP Source	Pred. Rate	No. of XORs	CRPs ($\times 10^3$)	Training Time
LR	FPGA	> 99%	3	19.5	51.5 sec
			4	39	139 sec
			5	78	39 min
LR	ASIC	> 99%	3	19.5	26 sec
			4	39	63.5 sec
			5	78	18:09 min


[Ruhrmair, IEEE TIFS 2013]

KU Leuven - COSIC

Croatia Summerschool - 29

June, 2017

Dream or future research?



Wish a strong PUF:



- Finite number of elements
- Gazillion Challenge Response Pairs
- Non-linear combination to resist modeling attacks: ideally cryptographic function
- BUT: noise amplification makes output not useful

Dream: strong PUF from finite number of elements, resistant to modeling, noise tolerant

KU Leuven - COSIC

Croatia Summerschool - 30

June, 2017




PUF behavior of SRAM in commodity micro-controller

Black box approach (off the shelf micro-controllers)


- PIC16F1825



Within and between class HD (%)





Average bit value (%)



- STM32F100R8



Between Class



Not yet useful: needs post-processing to create ID or key!


KU Leuven - COSIC

Croatia Summerschool - 33

June, 2017

IMEC-COSIC soft breakdown PUF circuits


IMEC Breakdown PUF [patent]



Random Spatial Distribution



Si proven stable PUF



- ✓ Low cost, low power for IoT, reliable, small footprint
- ✓ No trusted third party: Key generation could be by end user
- ✓ Both random key generation & programmable keys

KU Leuven - COSIC

Croatia Summerschool - 34

June, 2017

PUF Usage

Strong PUF: Entity authentication

Weak PUF: Key Generation

KU Leuven - COSIC

Croatia Summerschool - 35

June, 2017

Challenge/Response (C/R) Identification

Basic: Enrollment

$C_{i,1}$

PUF 1

$R_{i,1}$

$C_{i,2}$

PUF 2

$R_{i,2}$

$C_{i,3}$

PUF 3

$R_{i,3}$

...

1. Generate random challenges $C_{i,j}$ and apply to PUF population

2. Store responses $R_{i,j}$ in CRP database


PUF ID	Challenge	Response
1	$C_{1,1}$	$R_{1,1}$
1	$C_{2,1}$	$R_{2,1}$
1	$C_{3,1}$	$R_{3,1}$
2	$C_{1,2}$	$R_{1,2}$
2	$C_{2,2}$	$R_{2,2}$
2	$C_{3,2}$	$R_{3,2}$
3	$C_{1,3}$	$R_{1,3}$
3	$C_{2,3}$	$R_{2,3}$
3	$C_{3,3}$	$R_{3,3}$
...	...	...

KU Leuven - COSIC

Croatia Summerschool - 36

June, 2017

Challenge/Response (C/R) Identification Basic: (Authenticated) Identification







Lightweight Protocols for strong PUFs

A large-scale study of strong PUF protocols:
„Secure Lightweight Entity Authentication with Strong PUFs:
Mission Impossible?“

[Delvaux, CHES 2014]
[Delvaux, ACM Comp. Surveys 2015]

		[Delvaux, ACM Comp. Surveys 2015]																						
		Reference II-A	Reference II-B	Basic	Controlled	Bobrov et al.	Ozturk et al.	Hammouri et al.	Kulseng et al.	Sadeghi et al.	Reconfiguration	Reverse FE I	Reverse FE II	Converse	Lee et al. I	Jin et al.	Slender	Xu et al.	He et al.	Jung et al.	Lee et al. II	Noise bifurcation	System of PUFs	
resources (#6)	Weak PUF	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Strong PUF ¹	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	MTP NVM	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	TRNG	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Gen	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Rep	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
claims	Crypto (Enc/Hash/MAC)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	PRNG	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Q ₂ = ?	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	1× interface	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Server authenticity	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
evaluation	Token authenticity	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Token privacy	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Leakage resilience (#2)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	# Authentications	∞	∞	d	d	d	∞	∞	∞	∞	d	∞	∞	∞	d	∞	∞	d	∞	∞	∞	∞	d	
	Noise Robust (#3)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Modeling Robust (#4)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	PUF Independence (#7)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Server authenticity (#8)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Token authenticity (#8)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	Token privacy (#8)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
DoS prevention (#8)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
Leakage resilience (#8)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
Scalability ² (#9)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		





True Random Number Generator

Difficult job!!

Ignored by crypto and masking community

Slide courtesy: Vladimir, Bohan, Josep

HECTOR



KU Leuven - COSIC Croatia Summerschool - 43 June, 2017

TRNG: the old school

NIST statistical tests:


```
graph LR; A[Random Number Generator] -- "10110001010..." --> B[Statistical Tests]; B --> C[PASS / FAIL]
```

KU Leuven - COSIC Croatia Summerschool - 44 June, 2017



Example: TERO based TRNG

- Transition Effect Ring Oscillator – TERO [VD10]
 - Structure similar to RS/ $\overline{RS}$ latch
 - Entropy source: oscillatory metastability
 - Entropy extractor: asynchronous counter
 - Random bit = LSB of oscillation count



Easier said than done ...


KU Leuven - COSIC

Croatia Summerschool - 47

June, 2017

Our TERO implementation

- Atlys Board: Xilinx Spartan-6 LX45 FPGA
- Main challenges:
 - Synthesis optimizations: prevent element removal, reuse, duplication, etc.
 - Placement: direct LUT instantiation, user constraints (UCF)
 - Symmetric routing: manual process (FPGA editor)



- Position of Inv_0 determines placement of circuit


KU Leuven - COSIC

Croatia Summerschool - 48

June, 2017

TERO implementation & experiment

- Influence of placement on oscillation occurrence




KU Leuven - COSIC

Croatia Summerschool - 49

June, 2017

TOTAL: Lightweight on On-the-fly Attack detection




On the fly tests are TRNG specific

KU Leuven - COSIC

Croatia Summerschool - 50

June, 2017

Case study: Elementary TRNG




KU Leuven - COSIC

Croatia Summerschool - 51

June, 2017


Case study: Elementary TRNG



KU Leuven - COSIC

Croatia Summerschool - 52

June, 2017



Conclusions

- Efficient algorithms and arithmetic is only start
- HW efficiency and side-channel resistance equally important
- Hardware roots of trust:
 - Physically Unclonable Functions
 - Random Number Generation
 - Secure trusted computation
 - Secure storage
 - Post-quantum secure, side-channel attack resistant



European Research Council
Established by the European Commission